In this paper, we propose a test generation method for diagnosing transition faults. The proposed method assumes launch on capture test, and it generates test vectors for given fault pairs using a stuck-at ATPG tool so that they can be distinguished. If a given fault pair is indistinguishable, it is identified, and thus the proposed method achieves a complete diagnostic test generation. The conditions for distinguishing a fault pair are carefully considered, and they are transformed into the conditions of the detection of a stuck-at fault, and some additional logic gates are inserted in a CUT during the test generation process. Experimental results show that the proposed method can generate test vectors for distinguishing the fault pairs that are not distinguished by commercial tools, and also identify indistinguishable fault pairs.
Introduction
In order to improve a manufacturing process, a design process, or a yield, fault diagnosis plays an important role, which is a process for locating a fault site in a faulty LSI. The goal of fault diagnosis is to make the number of candidate faults as small as possible. The quality of test vectors used for fault diagnosis is as important as a diagnostic method in order to achieve desirable diagnosis results. Ideal diagnostic test vectors produce different responses for every target fault. If test vectors are able to distinguish any pair of faults, the final candidate fault can always be one under a single-fault assumption. To distinguish a pair of faults means to make different output responses between the two corresponding faulty circuits. (Formally it is defined later.) In fact, there are fault pairs in which two faults cannot be distinguished by any test vectors. Identifying such indistinguishable fault pairs is another important task of the diagnostic test generation.
There have been several research efforts on diagnostic test generation proposed so far. In [1] - [8] , stuck-at faults have been targeted. Papers of [1] , [4] , [8] have discussed equivalent fault identification problems. Paper of [6] has proposed a method for reducing the number of target fault pairs for diagnostic test generation. In [2] , a diagnostic test generation method without any modification of stuck-at ATPG tool has been presented, where diagnostic test generation problem is transformed into a test generation problem for a single stuck-at fault by adding some logic gates. In [9] , diagnostic test generation methods for delay faults have been proposed. In [10] , a diagnostic test generation method for various types of faults, including brides, transitions and stuck-opens, has been proposed, where the problem is solved by SAT formulation.
In this paper, we propose a diagnostic test generation method for transition faults. Since LOC test is one of the standard testing techniques, we assume this testing technique is applied. Our method employs a standard stuckat ATPG tool. Some logic gates are added, and the conditions for distinguishing a transition fault pair are converted into those for detecting a stuck-at fault. Such circuit modification is done during the test generation process, and thus this is different from a design-for-testability technique. These days high-performance commercial ATPG tools have been widely used in many industries and laboratories. Utilization of stuck-at ATPG tools provides some benefits compared with implementing a diagnostic test generation method without using existing stuck-at ATPG tools. The proposed method considers all the possible conditions for distinguishing a fault pair. Therefore, the method can identify indistinguishable fault pairs. From the experimental results for benchmark circuits, we show that the method can identify indistinguishable fault pairs in the benchmark circuits.
The paper [10] has also generated diagnostic test vectors and identified indistinguishable faults for transition faults by a SAT-based approach. It is not easy to compare the performance between the method [10] and our method currently. However, in the experiments of the paper [10] , only ISCAS'85 combinational circuits were dealt with among benchmark circuits, and LOC test was not considered. There are some circuits that are difficult to deal with by the SATbased approach. In the paper [10] , it was mentioned that dealing with c6288 was difficult, and experimental results on c6288 were not given. (ATPG tools can relatively easily deal with c6288.) Dealing with LOC circuits seems possible by the SAT-based approach, but it may be difficult to apply it for some particular circuits.
A preliminary version of this paper was presented in [11] . The rest of this paper is organized as follows. In
Copyright c 2012 The Institute of Electronics, Information and Communication Engineers Sect. 2, some terminologies are defined and some conditions for diagnostic test vectors are described. In Sect. 3, the proposed diagnostic test generation method is explained. In Sect. 4, experimental results for a commercial circuit and benchmark circuits are given. Finally in Sect. 5, conclusions of this paper are described.
Preliminaries
In this paper, we assume LOC test is applied and full responses are available for the diagnosis, that is, all the primary outputs are observed after two system clocks are applied in the LOC test and all the flip-flops are observed by the scan-shift operation. To distinguish two faults is defined as follows.
[ In order to satisfy the condition D1 or D2, we have to generate a test vector that surely undetects either one of the faults in a target fault pair. The conditions for undetecting a transition fault are described below. If test vector pair v 1 −v 2 satisfies one of the following conditions, fault f is undetected by v 1 − v 2 , where f is w → w (w ∈ {0, 1}) transition fault on l U1: Value w is set on l by v 1 (1st timeframe). U2: Value w is set on l by v 2 (2nd timeframe). U3: Stuck-at w fault on l is excited but not detected by v 2 (2nd timeframe).
Circuit Model
In the proposed method, a two-timeframe circuit is used for fault simulation and test generation under the LOC test. In the two-timeframe circuit, the original combinational part is duplicated and concatenated through flip-flops, which are regarded as buffers during test generation and fault simulation. This two-timeframe circuit can be treated by a standard fault simulator and a standard test generator for combinational circuits. We explain the conditions described in Sect. 2 using example circuits. Figure 1 shows an example of a scan circuit, where x 1 , y 1 and x 2 , y 2 are corresponding flip-flops. Its twotimeframe circuit is shown in Fig. 2 . Now consider a rising transition fault on s 2 (the output of gate g 2 ). The conditions for detecting the fault are setting 0 in the first timeframe and detecting stuck-at 0 on s 2 in the second timeframe. The conditions for undetecting this fault (U1, U2 and U3 described in Sect. 2) are as follows. In the condition U1, value 1 is set on s 2 in the first timeframe. A vector with x 2 = 0 and x 4 = 0 in the first timeframe undetects the fault. In the condition U2, value 0 is set on s 2 in the second timeframe. For example, a vector with x 4 = 1 in the second timeframe undetects the fault, because it sets 0 on s 2 in the second timeframe. In the condition U3, stuck-at 0 fault on s 2 is excited but not detected. For example, a vector with x 2 = 1 in the first timeframe and x 3 = 1, x 4 = 0 and x 5 = 0 in the second timeframe excites the stuck-at 0 on s 2 , but does not detect it, and thus the vector undetects the transition fault.
For the purpose of generating test vectors for distinguishing a fault pair, a triple circuit as well as a twotimeframe circuit is used. Figure 3 shows an overview of a triplet circuit. C 1 , C 2 and C 3 are duplicates of the combinational part of the original circuit. C 1 represents a first timeframe, and C 2 and C 3 represent a second timeframe. C 1 − C 2 and C 1 − C 3 represent LOC test application, respectively, and for each of them, some logic gates are added for representing the conditions of detecting/undetecting a transition fault. The conditions for distinguishing a transition fault pair are transformed into those for detecting a stuck-at fault.
Test Generation

Overview
The proposed diagnostic test generation method consists of four phases.
Phase 1:
Analyze the circuit structure for identifying indistinguishable faults; Phase 2:
Generate test vectors that satisfy condition D1 or D2 with U1; Phase 3:
Generate test vectors that satisfy condition D1 or D2 with U2; Phase 4:
Generate test vectors that satisfy condition D1 or D2 with U3, or D3;
It is assumed that a set of target fault pairs is given. Let F p be the set of target fault pairs. In Phase 2 to Phase 4, fault pairs for which a test vector pair is successfully generated are dropped from F p , and they are ignored in the later phases. If no test vector can be generated for a fault pair in any phases, then it is identified as an indistinguishable fault pair. This is because all the conditions for distinguishing a fault pair are included in D1, D2 and D3 (described in Sect. 2).
In the following subsections, we explain each phase of the method. We use an example for distinguishing a fault pair f 1 and f 2 . Suppose that f 1 and f 2 associate w 1 → w 1 and w 2 → w 2 (w 1 , w 2 ∈ {0, 1}) transitions on line l 1 and l 2 , respectively.
Analysis of Circuit Structure in Phase 1
In this phase, indistingushable faults are identified by a simple analysis of the circuit structure. The conditions in which two transition faults are indistinguishable are described below. When the following two conditions are satisfied, two faults f 1 and f 2 are indistinguishable.
ID1 : Whenever l 1 takes w 1 , l 2 takes w 2 , and vice versa. ID2 : Stuck-at w 1 fault on l 1 is equivalent to stuck-at w 2 fault on l 2 .
Checking the above conditions precisely in the whole circuit may be a difficult task, and therefore, we perform a simple analysis on the circuit structure. For a target fault pair of f 1 and f 2 among the target pairs, the path between l 1 and l 2 This simple analysis can reduce the number of fault pairs targeted in the later diagnostic test generation phases, and as a result, computing time is reduced.
Test Generation in Phase 2
In this phase, we try to generate a test vector that detects either one fault and undetects the other fault for a given fault pair. As a condition for undetecting a fault, U1 is considered. The conditions to detect f 1 and undetect f 2 are described below.
PH2-1
Value w 1 is set on l 1 by v 1 (1st timeframe). PH2-2 Stuck-at w 1 on l 1 is detected by v 2 (2nd timeframe).
PH2-3
Value w 2 is set on l 2 by v 1 (1st timeframe).
PH2-1 and PH2-2 are conditions for detecting f 1 , and PH2-3 is one for undetecting f 2 . Test vectors that satisfy these conditions surely detects fault f 1 , but not f 2 . In order to generate such test vectors, a two-timeframe circuit with some additional logic gates is used, and a stuck-at fault is targeted for the ATPG. For example, when w 1 = 0 and w 2 = 0 (fault f 1 and f 2 are assumed to be rising transitions on l 1 and l 2 , respectively), one OR gate and one inverter (indicated by thick lines) are added as shown in Fig. 4 . Line l 1 in the second timeframe is cut and the additional OR gate is inserted. The OR gate has inputs from l 1 and inversion of l 2 in the first timeframe and an input from l 1 in the second timeframe. Test vectors are tried to generate for stuck-at 0 fault on l 1 in the second timeframe (indicated by the cross). If test vectors are successfully generated, then such test vectors satisfy the above three conditions, and therefore they can distinguish f 1 and f 2 .
Unless this test generation is successful, the roles of f 1 and f 2 are exchanged and the similar process is tried. For the other cases on w 1 and w 2 , a circuit is transformed similarly.
We explain the circuit transformation and test generation using an example circuit in Fig. 1 . Suppose that faults f 1 and f 2 are rising transitions on line s 1 and s 2 , respectively. The circuit shown in Fig. 5 is used for test generation, where thick lines are added for the purpose of distinguishing f 1 and f 2 . In the test generation, stuck-at 0 fault on s 1 in the second timeframe is targeted. In this case, test vectors can be successfully generated to detect the target stuck-at fault. Vector with x 1 = 1, x 2 = 0, x 3 = 0, x 4 = 0 and x 5 = 0 can detect it, as shown in Fig. 5 . Since the test vectors satisfy condition D1 with U1, they can detect f 1 but not f 2 , and thus they can distinguish fault f 1 and f 2 .
Test Generation in Phase 3
In this phase, as well as Phase 2, a test vector is tried to generate for detecting either one fault and undetecting the other fault. As a condition for undetecting a fault, condition U2 is considered. The conditions to detect f 1 and undetect f 2 , considered here, are described below.
PH3-1
Value w 1 is set on l 1 by v 1 (1st timeframe). PH3-2 Stuck-at w 1 on l 1 is detected by v 2 (2nd timeframe).
PH3-3
Value w 2 is set on l 2 by v 2 (2nd timeframe).
PH3-1 and PH3-2 are conditions for detecting f 1 , and PH3-3 is one for undetecting f 2 . In this phase, a triple circuit is used. The reason a triple circuit instead of a twotimeframe circuit is used is to avoid a feedback loop that is occasionally made by adding some logic gates to a twotimeframe circuit. Now consider the case where w 1 = 0 and w 2 = 1. In this case, one OR gate is added as shown in Fig. 6 . Line l 1 in the second timeframe is cut and the additional OR gate is inserted. The OR gate has an input from l 1 in the first timeframe and inputs from l 1 and inversion of l 2 in the second timeframe. Stuck-at 0 fault on l 1 in the second timeframe (indicated by the cross) is a target for the diagnostic test generation. If test vectors are successfully generated, such test vectors satisfy the above three conditions and they can distinguish f 1 and f 2 . Unless this test generation is successful, the roles of f 1 and f 2 are exchanged and the similar process is tried.
We explain the circuit transformation and test generation using an example circuit in Fig. 1 . Suppose that faults f 1 and f 2 are a rising transition on s 1 and a falling transitions on s 2 , respectively. The circuit shown in Fig. 7 is used for test generation. The objectives are to set 0 on s 1 in the first timeframe and to set 1 on s 2 in the second timeframe, and to detect stuck-at 0 on s 1 in the second timeframe. Thick lines represent added lines and gates, and a stuck-at 0 on s 1 (indicated by the cross) is the target fault for ATPG. A vector with x 1 = 1 and x 5 = 0 in the first timeframe, and a vector with x 3 = 0 and x 4 = 0 in the second timeframe can detect the target stuck-at fault, and thus it can distinguish f 1 and f 2 .
Test Generation in Phase 4
In Phase 2 and Phase 3, test vectors that satisfy the conditions D3 and U3 are not tried to generate. To detect f 1 and undetect f 2 with U3 mean to satisfy the following conditions.
PH4a-1
Value w 1 is set on l 1 by v 1 (1st timeframe). PH4a-2 Stuck-at w 1 on l 1 is detected by v 2 (2nd timeframe). PH4a-3 Stuck-at w 2 on l 2 is not detected by v 2 (2nd timeframe). 
PH4a-1 and PH4a-2 are conditions for detecting f 1 , and PH4a-3 is one for undetecting f 2 .
To distinguish f 1 and f 2 with D3 means to generate test vectors with satisfying the following conditions.
PH4b-1
Value w 1 is set on l 1 by v 1 (1st timeframe). PH4b-2 Stuck-at w 1 on l 1 is excited by v 2 (2nd timeframe). PH4b-3 Value w 2 is set on l 2 by v 1 (1st timeframe). PH4b-4 Stuck-at w 2 on l 2 is excited by v 2 (2nd timeframe). PH4b-5 There is at least one primary output or a flip-flop to which only either one faulty effect is propagated by v 2 (2nd timeframe).
PH4b-1 and PH4b-2 are conditions for exciting f 1 , and PH4b-3 and PH4b-4 are those for exciting f 2 . PH4b-5 is a condition that only one faulty effect is propagated to a primary output or a flip-flop.
In this phase, a modified triple circuit is used, where XOR gates are added at primary outputs and flip-flops, as shown in Fig. 8 . Corresponding primary outputs and corresponding flip-flops in C 2 and C 3 are inputs of each XOR gate. In C 1 and C 2 , the conditions for f 1 are represented, and in C 1 and C 3 , those for f 2 are represented.
The output of XOR gate with different two input signals is shown in Table 1 , where x 1 and x 2 are two inputs of the XOR gate. D and D mean standard logic symbols representing faulty effects in the test generation process. If at the corresponding primary outputs in C 2 and C 3 , faulty effects (D or D) are propagated from both C 2 and C 3 , then the output of the XOR produces a fault free value 0 or 1. Hence, D or D that is propagated to the output of an XOR means that D or D is propagated to only one primary output or one flipflop in either C 2 or C 3 . This is the case where the conditions associated with D3 or U3 are satisfied.
Next we explain an example where w 1 = 0 and w 2 = 0. In this case, gates indicated by thick lines are added, as shown in Fig. 9 . Lines l 1 and l 2 in the second timeframe are cut and an AND gate is inserted. The AND gate has inputs from inversion of l 1 and l 2 in the first timeframe and inputs from l 1 and l 2 in the second timeframe. Stuck-at 0 fault on the output of the AND gate is a target of the test generation. Test vectors exciting the stuck-at fault always excite transition faults f 1 and f 2 . If test vectors detecting the target stuck-at fault are successfully generated, then the followings are satisfied.
• Value 0 is set on l 1 and l 2 by v 1 (1st timeframe).
• Value 1 is set on l 1 and l 2 by v 2 (2nd timeframe).
• There is at least one primary output or flip-flop where D or D is propagated from either C 2 or C 3 .
Unless test vectors are successfully generated, then the following situations are implied.
• Neither faulty effects in C 2 and C 3 are propagated to any primary outputs nor flip-flops.
• Faulty effects in C 2 and C 3 are propagated to the inputs of a same XOR and they disappear.
In these situations, fault f 1 and f 2 are not distinguished. Note that the process with exchanging f 1 and f 2 are not necessary in this phase. This is because the circuit in Fig. 9 considers the case of exchanging f 1 and f 2 regarding the conditions from PH4a-1 to PH4a-3. Also the set of PH4b-1 and PH4b-2 and the set of PH4b-3 and PH4b-4 are symmetry conditions regarding f 1 and f 2 .
Experimental Results
In the experiments, we used a circuit designed by STARC (Semiconductor Technology Academic Research Center). The fundamental data on the STARC circuit is shown in Table 2, where the numbers of primary inputs (PI), primary outputs (PO), flip-flops (FF) and gates are shown. As a stuck-at test generation tool, we used one presented in [12] . Also we assumed values at primary inputs are not changed between the first and the second timeframe. This assumption is same as the paper [13] assumed. First, we explain the flow of the first experiment, as shown in Fig. 10 . In the experiment, we employed three different commercial diagnosis tools (we call them Tool A, Tool B, Tool C) to obtain the list of candidate faults, which were left indistinguished by the tools. The list of the fault pairs were made from the diagnosis results so that all the possible pairs of the candidate faults were included in it. These fault pairs were targets of the proposed diagnostic test generation method. We obtained 15 cases using Tool A, 25 cases using Tool B and 7 cases using Tool C. Table 3 , 4 and 5 show the diagnostic test generation results using the fault lists generated by Tool A, Tool B and Tool C, respectively. In these tables, ID number of each case, the number of target fault pairs, the number of distinguished fault pairs by the proposed method, the number of indistinguished fault pairs identified by the proposed method, the number of generated test vector pairs and CPU time in seconds are shown from left column to right column.
The experimental results show that the proposed method generated test vectors to distinguish fault pairs that are not distinguished by the commercial tools, and identified indistinguishable fault pairs. As a result, the algorithm has identified all the indistinguishable faults and generated test vectors for the other faults.
Next we show the experimental results for ISCAS benchmark circuits. The flow of the experiments is shown in Fig. 11 . First of all, we randomly selected N transition faults except undetectable faults and applied test vectors generated for detecting transition faults using a method similar to the one proposed in [14] . N was set to 1000 in these experiments. Among the fault pairs consisting of the selected faults, fault pairs that were not distinguished by the applied test vectors were extracted to make targets for the diagnostic test generation. Table 6 shows the results, where the name of the circuit, the number of target fault pairs, the number of distinguished fault pairs by the proposed method, the number of indistinguishable fault pairs identified by the proposed method, the number of initially applied test vector pairs, the number of generated test vector pairs by the proposed method and CPU time in seconds are shown from left to right. The experimental results show that many fault pairs were identified to be indistinguishable faults among the fault pairs that were not distinguished by the initial test vectors. Table 7 shows the results on each phase. Column "Phase 1" denotes the number of indistinguishable fault pairs identified in Phase 1. Columns "Phase 2," "Phase 3," and "Phase 4" denote the number of distinguished fault pairs for which test vectors were generated in Phase 2, Phase 3, and Phase 4, respectively.
Conclusion
In this paper, we proposed a test generation method for distinguishing transition fault pairs. The method employs a standard stuck-at ATPG tool. The conditions for distinguishing a transition fault pair are carefully considered, and they are converted into the condition for detecting a stuck-at fault. As a test application technique, launch-on-capture is assumed, and a two timeframe circuit and a triple circuit are used for the test generation process. Some logic gates are added so that a stuck-at ATPG tool can generate test vectors for distinguishing a transition fault pair.
In this research we gave no consideration to the number of test vectors. Thus we are going to develop test compaction method for diagnostic test vectors in our future work. Moreover, test generation method that considers faulty effect propagation path carefully is going to be developed so that a small delay defect is accurately diagnosed.
